A Compact, Power Efficient, Self-Adaptive and PVT Invariant CMOS Relaxation Oscillator

by

Mounika Kelam, Balaji Yadav, Zia Abbas

Report No: IIIT/TR/2020/-1

Centre for VLSI and Embedded Systems Technology
International Institute of Information Technology
Hyderabad - 500 032, INDIA
July 2020
A Compact, Power Efficient, Self-Adaptive and PVT Invariant CMOS Relaxation Oscillator

Kelam Mounika, Balaji Yadav Battu, Zia Abbas
Center for VLSI and Embedded Systems Technology (CVEST)
International Institute of Information Technology, Hyderabad (IIIT-H) Hyderabad, India - 500032
Email: (mounika.kelam, balaji.yadav)@research.iiit.ac.in, zia.abbas@iiit.ac.in

Abstract—This brief presents a novel PVT-invariant CMOS relaxation oscillator for Real-Time Clock (RTC) applications. The proposed design is compatible to work in a low supply voltage domain of SoC. The PVT invariance is achieved by a unique circuit implementation of introducing a self-adaptive mechanism that dynamically modifies the time constant of the oscillator core. Moreover, the design is accompanied by a digital calibration unit for further process compensation. Besides, the introduced supply independent bias circuit has greatly improved the supply regulation of the oscillator frequency. In addition, the design utilizes a complementary to absolute temperature (CTAT) current for temperature compensation. Area efficiency is enhanced by replacing bigger passive device i.e., resistor with an adaptive MOS resistor. The obtained results show that the minimum temperature coefficient (TC) of 31.236ppm/°C is achieved over a range of -40°C to 100°C. The resultant phase noise of -140dBc/Hz@1MHz is observed. The design has achieved a good power efficiency of 1.65nW/KHz at room temperature without a calibration unit. The line sensitivity (LS) of 0.1159%/V is noted in the range of 0.7V to 1.2V. Nevertheless, the entire system occupies an active area of 0.0590mm² with a power consumption of 90nW/0.7V. Also, the leakage current of the complete system is <54pA. Therefore, the proposed design aims at providing a production-friendly, ease of integration and low-cost solution.

Index Terms—Compact, Self-adaptive, Current bias, PTAT, CTAT, RTC, TC, LS, SoC, IoT, Relaxation oscillator

I. INTRODUCTION

From compact sensors to advanced multi-core smartphones, various IoT devices hold precision and power efficiency as critical factors [1]. Efficient management of switch on-off time acts as a key to minimize the power consumption. Therefore, maintaining accurate time is crucial for such type of devices. This is embraced by an on-chip RTC to retain reliable information of event occurrences. In addition, RTC’s interrupt management to alert the micro-controller host evaluates the information of event occurrences. In addition, RTC’s interrupt management to alert the micro-controller host evaluates the information of event occurrences. Ultimately, the oscillator frequency (32.7KHz) is bounded by a speculation of time resolution and low power. Although the stable and precise nature of crystal oscillators (XOs) serve the purpose [2], they have few downsides. For being bulky, expensive and having high power consumption, the replacement of XOs is highly recommended [3]. Focused research has been carried out for years on CMOS based oscillator architectures with sophisticated compensation techniques for reducing PVT variations. However, boosting the stability at low frequencies with low complexity, area and power have been a major challenge for next-generation IoT applications.

Few prior works [4]–[7] have proposed low frequency (≈32.7KHz) designs with an exceptional performance in power (nW). These architectures have greatly reduced the temperature and supply dependencies but still the minimum supply voltage requirement is ≥1V. This induces compatibility issues with low supply IoT nodes. In [8] and [9], authors have reported a good power efficiency of 1.66nW/KHz and 0.93nW/KHz with minimum supply voltage of 0.85V and 0.4V respectively. [9] exploited the comparator’s temperature-dependent delay to achieve frequency stability but for constrained temperature range (-20°C to 70°C). The comparator’s offset and delay acts as a key hindrance to low power design. However, some recent works [6], [10]–[13] have overcome this drawback with the remarkable offset cancellation schemes. The design in [14] has adopted the half-period pre-charge compensation scheme to enhance TC in a wide temperature range (-55°C to 125°C), On top of that, architecture in [14] has low power (51nW), low supply (0.5V) and low frequency (32.7KHz) but the process variations are not considered.

In view of this background, an area and power efficient CMOS oscillator with PVT compensation is put forward to cater a wider range of low voltage IoT applications. The architectural details and simulation results are elaborated in section II and III respectively with conclusions are drawn in IV.

II. CIRCUIT CONFIGURATION

A. Architecture Overview

The proposed architecture is shown in Fig. 1. A CMOS-based offset compensated relaxation oscillator is used as a core (Fig. 1a). The conventional RC oscillator designed for low power applications requires a resistance of higher value which occupies more area. In addition to this the presence of temperature-dependent sources like a) RC time constant b) Delay due to inverter, schmitt trigger and comparator c) leakage currents through switches makes the frequency (fclk) temperature sensitive. Consequently, a PTAT (proportional to absolute temperature) behavior of the oscillator’s frequency is noted as explained in [15]. To cancel out the PTAT temperature dependence of fclk a proportional amount of CTAT current (ICTAT) is pushed into the oscillator core.

To enhance the area efficiency, the resistor is replaced by a MOSFET (Fig. 1a) biased in triode region with the aid of a
temperature and supply independent bias voltage \(V_{bias}\). This \(V_{bias}\) is generated by the introduced current mixing technique (Fig. 1b). Supply variations can be reduced either directly through the use of voltage regulator or indirectly through the architectural design [16]. A common supply independent biasing circuit employed to generate \(V_{bias}\) and \(I_{CTAT}\) (Fig. 1b) aided in improving line sensitivity of frequency. Process dependency of capacitor and \(I_{bias}\) directly influence the period of oscillation. These variations are mitigated partly through a self-tracking bias compensation and completely through a one-time digital calibration setup (Fig. 2) as explained in the subsequent sections.

The comparator’s offset \((V_{offset})\) compensated CMOS oscillator shown in Fig. 1a requires one-cycle of start-up time to generate \(t_{clk}\), which is responsible for controlling the switches (\(S_1\), \(S_2\), \(S_3\), \(S_4\), \(S_5\), and \(S_6\)). A schmitt trigger is added to mitigate the glitches occurring in the generated clock. The complete operation of the oscillator (Fig. 1a) can be explained in two phases. In phase 1, \(\phi = 0\) turns on \(S_1\) and \(S_4\). Hence, \(V_1\) ramps up to \(V_{ds4} + V_{offset}\) while \(V_2 = V_{ds4}\). The comparator inverts \(\phi\) when \(V_1\) overtake \(V_2\). In phase 2, \(\phi = 1\) turns on \(S_2\) and \(S_3\). Hence, \(V_1 = V_{ds4}\) while \(V_2\) ramps up to \(V_{ds4} - V_{offset}\) compensating the effect of offset. The duration of two phases can be written as,

\[t_{phase1}(\phi = 0) = (V_{ds4} + V_{offset}) C_1 I_1 + t_d\]  
\[t_{phase2}(\phi = 1) = (V_{ds4} - V_{offset}) C_2 I_2 + t_d\]

Here \(C_1 = C_2 = C\), \(I_1 = I_2 = 1\) and \(t_d\) is the combined delay of comparator \(t_{id}\), schmitt trigger and inverter \(t_{d_i}\). The duration of clock pulse \(t_{clk} = t_{phase1} + t_{phase2}\) is given by,

\[t_{clk} = (2V_{ds4}) \frac{C}{T} + 2t_d\]  

Here, the effect of comparator’s offset is compensated.

**B. Bias Generation for Oscillator Core**

To generate supply insensitive \(V_{bias}\) and \(I_{CTAT}\), there is a requirement of supply independent current \(I_b\) which is realized by \(M_1-M_2\) as shown in Fig. 1b. To generate \(I_b\) in the order of nano-amperes, \(M_3\) should be biased in sub-threshold region. This is achieved by biasing \(M_5\) with the output voltage of cascode pair formed by \(M_6\) and \(M_7\). \(M_2\) and \(M_4\) senses the supply variations which are attenuated by \(M_3\) through the feedback formed by \(M_7-M_7\). For proper operation in sub-threshold region, the high impedance transistors \(M_2\), \(M_4\), \(M_5\), \(M_6\) and \(M_6\) should absorb at least \(V_{DS} \approx 4V_T\). Therefore, the minimum supply voltage requirement is bounded to 0.7V (approximately). The drain current equation of the MOSFET biased in sub-threshold region is given by [17]:

\[I_D = I_S(W/L) \exp\left(\frac{V_{GS} - V_{th}}{\eta V_T}\right) \left(1 - \exp\left(-\frac{V_{DS}}{V_T}\right)\right)\]  

For \(V_{DS} > 4V_T\), \(I_D\) is almost independent of \(V_{DS}\) which is given by,

\[I_D = I_S(W/L) \exp\left(\frac{V_{GS} - V_{th}}{\eta V_T}\right)\]  

\[V_{GS} = V_{th} + \eta V_T \ln\left(\frac{I_D}{I_S(W/L)}\right)\]

Where \(I_S = \mu(\eta - 1)C_{ox} V_T^2\). \(V_{th}\) is the threshold voltage of transistor, \(V_T\) is the thermal voltage, \(\mu\) is mobility and \(\eta\) is the sub-threshold slope factor.

From the circuit (Fig. 1b), the core equation can be written as [18].

\[V_{GST} = V_{GS5} + V_{GS6}\]  

By substituting (6) in (7), on simplification, the current \(I_b\) is obtained as,

\[I_b = \frac{(W/L)\eta\mu C_{ox} V_T^2}{(W/L)\eta} \exp\left(\frac{\Delta V_{th}}{\eta V_T}\right)\]

where \(\Delta V_{th} = V_{th5} - V_{th6} - V_{th7}\). Since the circuit is self-biased, a start-up circuit is used to avoid undesired biasing condition.

The proposed current mixing (Fig. 1b) between supply independent bias and cascode pair \((M_{10}, M_{11})\) provides flex-
tability to control TC of $V_{\text{bias}}$ whose mathematical analysis is presented below. The current flowing $M_{11}$ is given by:

$$I_{D_{11}} = \left( aI_b + \frac{I_6}{R_c} \right) = I_S \left( \frac{W}{L} \right)_{11} \exp \left( \frac{V_{GS_{11}} - V_{th_{11}}}{\eta V_T} \right) \tag{9}$$

$$V_{\text{bias}} = V_{GS_{11}} = V_{th_{11}} + \eta V_T \ln \left( \frac{I_b + 1}{R_c} \right) \tag{10}$$

On substituting (8) in (10),

$$V_{\text{bias}} = V_{th_{11}} + \Delta V_{Th} + \eta V_T \ln \left( \frac{a + 1}{R_c} \right) \left( \frac{(W/L)_{5}(W/L)_{6}}{(W/L)_{7}(W/L)_{11}} \right) \tag{11}$$

Hence, $V_{\text{bias}}$ can be adjusted to have low temperature sensitivity (Fig. 6a) by varying the sizes of $M_6, M_7$ and $M_{11}$.

In addition, the delay of the inverter ($t_{di}$) is having PTAT behaviour as explained earlier. The delay ($t_{di}$) mainly relies on finite bandwidth ($\tau_{BW}$) and switching threshold of the buffer stage followed by the comparator ($\tau_{SW}$). The negative temperature dependency of the $t_{di}$ can be approximated as:

$$t_{di} = t_{d0}(1 - PT) \tag{14}$$

By taking negative temperature dependency into consideration, (13) can be written as:

$$I_{CTAT} = V_{CTAT} \cdot \left( R_{out,M_{12}} \right)^{-1} = I_0(1 - QT) \tag{15}$$

Where $A, B, P$ and $Q$ are temperature coefficients. From (14),(15) and (3):

$$t_{clk} = \frac{C}{I_0(1 - QT)} + \frac{2d_{0b}(1 - PT)}{T^+} \tag{16}$$

In (16), the terms $T^+$ and $T^-$ exhibit positive and negative temperature dependencies respectively. To compensate $T^-$, $T^+$ is adjusted by varying the slope of $V_{CTAT}$ (from (12) and (13)) which thereby resulted in $t_{clk}$ with minimum temperature dependence (Fig. 7(b)).

C. Temperature Compensation

The combined delay $t_d$ (comparator, schmitt trigger and inverters) is observed to have negative temperature dependency ($t_{di}$) having PTAT behaviour as explained earlier). The delay of comparator ($t_{dc}$) mainly relies on finite bandwidth ($\tau_{BW}$) and switching threshold of the buffer stage followed by the comparator ($\tau_{SW}$). The negative temperature dependency of the $t_{dc}$ can be approximated as:

$$t_{dc} = t_{d0}(1 - AT) \tag{9}$$

In addition, the delay of the inverter ($t_{di}$) can be written as $t_{di} = t_{d0}(1 + BT)$ [19]. By considering the dominant dependence of the combined delay ($t_d$) on comparator’s delay $t_{dc}$, overall delay can be considered as:

$$t_d = t_{d0}(1 - PT) \tag{14}$$

By taking negative temperature dependency into consideration, (13) can be written as:

$$I_{CTAT} = V_{CTAT} \cdot \left( R_{out,M_{12}} \right)^{-1} = I_0(1 - QT) \tag{15}$$

Where $A, B, P$ and $Q$ are temperature coefficients. From (14),(15) and (3):
2) One-Time Calibration: Even though the compensation scheme explained previously contributes in reduction of process variations, the effect of other process dependent parameters and mismatches still exists. Consequently, there is a requirement of complete elimination of these variations which is accomplished by a digital calibration unit shown in Fig. 2. The proposed digital calibration algorithm illustrated in Fig. 3 can be explained in three steps.

(i) Sensing the generated frequency: The frequency of an off-chip crystal oscillator \( f_{XTAL} = 32.7 \text{KHz} \) is given as an input to a frequency divider network to generate a reference pulse \( f_{ref} \) of frequency \( f_{XTAL}/n \). This \( f_{ref} \) acts as a reset signal for the counter as shown in Fig. 2. Analyzing the range of frequency variation before calibration, the requirement of 7-bit calibration is identified to get a decent accuracy thereby making \( n = 2^7 \) and \( f_{ref} = 255.45 \text{Hz} \). The generated clock \( f_{clk} \) is then applied to the 7-bit synchronous counter whose output is \( C[6:0] \). This represents the count of clock pulses in the corresponding active period of \( f_{ref} \).

(ii) Frequency Comparison: If \( C[6:0] = 1000000 \) (\( f_{clk} / f_{ref} = 128 \)), then the desired frequency \( \approx 32.7 \text{KHz} \) is obtained. Hence, the LOCK signal is activated which in turn terminates the calibration process (Fig. 4b). In case \( C[6:0] < 1000000 \), it implies that \( f_{clk} < 32.7 \text{KHz} \) (Fig. 4a). Similarly, in the other case if \( C[6:0] > 1000000 \) then \( f_{clk} > 32.7 \text{KHz} \) (Fig. 4c). In both the cases \( LOCK = 0 \), clk_count is generated (Fig. 2) and the calibration process advances to next step (Fig. 3).

(iii) Current Controlling: Whenever \( f_{clk} \neq 32.7 \text{KHz} \) and \( LOCK = 0 \), the 7-bit synchronous counter for generating calibration bits \( D[6:0] \) is triggered with the help of clk_count (Fig. 2). The generated control_bit \( = C[6] \) is responsible for deactivating the current source part when \( C[6] = 1 \) and current sink part when \( C[6] = 0 \) (Fig. 3). The calibration bits \( P[6:0] \) are assigned to be either \( D[6:0] \) in case of sinking or \( D[6:0] \) in case of sourcing to ensure the step-by-step controlling starting from minimum amount of current (Fig. 10). The presence of both current sink and current source circuits (Fig. 5) decreases the no. of calibration bits (up to 50%) which in turn helps in reducing the no. of counts and achieves more accuracy in less time.

III. Results and Discussion

The proposed oscillator with auto-calibration unit is implemented in TSMC 180nm technology. The TC of \( V_{bias} \) and \( I_{CTAT} \) is monitored across different corners as shown in Fig. 6a and 6b. The LS of frequency with compensation is plotted as shown in Fig. 7 in a supply range of 0.7V to 1.2V. LS of 0.1159%/V, 0.2016%/V and 0.1879%/V is observed in TT, SS and FF corners respectively. The frequency variation without compensation is observed to be PTAT as shown in Fig. 8a. The impact of self-tracking bias compensation and CTAT current biasing can be noted from Fig. 8b. Further reduction in TC of \( f_{clk} \) in various process corners with the help one-time digital calibration can be noticed from Fig. 9. Hence, the design achieved a TC of 31.236ppm/\(^\circ\)C, 52.34ppm/\(^\circ\)C and 80.87ppm/\(^\circ\)C in TT, SS and FF corners respectively at 0.7V supply. To verify the performance of digital calibration unit, the variation of frequency and lock signal with respect to time are monitored. Fig. 10a and 10b clearly depicts the accurate adjustment of frequency during \( f_{clk} > 32.7 \text{KHz} \) and \( f_{clk} < 32.7 \text{KHz} \) respectively. The simulated phase noise is observed to be -61.69dBc/Hz, -90.79dBc/Hz, -140dBc/Hz at 1KHZ, 100KHz and 1MHz respectively at 27\(^\circ\)C as shown in Fig. 11.

Furthermore, Fig. 12 presents the montecarlo analysis for 1000 samples on \( f_{clk} \). Mean \((\mu)\) and standard deviation \((\sigma)\) are noted to be 32.776kHz and 500.023Hz respectively with a 3\(\sigma\) inaccuracy of 1.525%. Fig. 13 shows the layout of the proposed design which occupies an active area of 0.0509mm\(^2\). Finally, the performance comparison of proposed design with prior works is presented in Table 1.
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology (nm)</td>
<td>180</td>
<td>65</td>
<td>180</td>
<td>180</td>
<td>180</td>
<td>180</td>
</tr>
<tr>
<td>Frequency (KHz)</td>
<td>32.7</td>
<td>32.5</td>
<td>32.67</td>
<td>32.55</td>
<td>32.7</td>
<td>18.5</td>
</tr>
<tr>
<td>Minimum supply (V)</td>
<td>0.7</td>
<td>1.1</td>
<td>1</td>
<td>1</td>
<td>0.85</td>
<td>0.95</td>
</tr>
<tr>
<td>Temperature Range(°C)</td>
<td>-40 to 100</td>
<td>N/A</td>
<td>-40 to 100</td>
<td>-40 to 80</td>
<td>-40 to 80</td>
<td>-40 to 90</td>
</tr>
<tr>
<td>TC(ppm/°C)</td>
<td>31.236</td>
<td>138</td>
<td>N/A</td>
<td>120</td>
<td>99.5</td>
<td>27</td>
</tr>
<tr>
<td>Line Sensitivity (%/V)</td>
<td>0.1159@0.7 - 1.2V</td>
<td>1.39@1.1 - 1.3V</td>
<td>N/A</td>
<td>1.16@1.0 - 1.8V</td>
<td>0.886@0.85 - 1.85V</td>
<td>&lt;5@0.95 - 1.05V</td>
</tr>
<tr>
<td>Phase noise @10KHz (a)</td>
<td>-80dBc/Hz</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>@ 1MHz (b)</td>
<td>-140dBc/Hz</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>Process Sensitivity (σ/μ)%</td>
<td>1.52×²</td>
<td>1.9</td>
<td>1.36×¹</td>
<td>1.39</td>
<td>0.83</td>
<td>N/A</td>
</tr>
<tr>
<td>Power Efficiency (nW/KHz)</td>
<td>1.65×¹</td>
<td>8.33</td>
<td>2.6</td>
<td>14.5</td>
<td>1.66</td>
<td>7</td>
</tr>
<tr>
<td>Power (nW)</td>
<td>54×¹</td>
<td>271</td>
<td>85×¹</td>
<td>472</td>
<td>54.2</td>
<td>130</td>
</tr>
<tr>
<td>Area(mm²)</td>
<td>0.0164×²</td>
<td>0.022</td>
<td>0.097</td>
<td>0.021</td>
<td>0.105</td>
<td>0.032</td>
</tr>
<tr>
<td>Calibration Unit</td>
<td>yes</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Result Type</td>
<td>Simulated</td>
<td>Simulated</td>
<td>Simulated</td>
<td>Measured</td>
<td>Measured</td>
<td>Measured</td>
</tr>
</tbody>
</table>

*¹=without calibration  *²=with calibration

![Fig. 5. Current Switch](image5)

![Fig. 6. Temperature Sensitivity of (a) Vbias, (b) I_C TAT](image6)

![Fig. 7. Line Sensitivity of frequency](image7)

![Fig. 8. TC (a) without (b) with Compensation](image8)

![Fig. 9. Frequency vs Temperature with calibration](image9)

![Fig. 10. Calibration (a) f_clk > 32.7KHz (b) f_clk < 32.7KHz](image10)
A compact self-adaptive CMOS oscillator design has been demonstrated. The proposed innovative circuit solution shows a better power efficiency compared to nearest prior arts. The use of resistor is avoided in the presented architecture which enhanced the area efficiency. A huge improvement in LS is achieved through the designed supply insensitive bias current and voltage. Therefore, low power (90nW) and low supply voltage (0.7 V) attributes make the design compatible with IoT based RTC applications.

**REFERENCES**


