IIIT Hyderabad Publications |
|||||||||
|
Optimal Transistor Sizing of Full-Adder Block to Reduce Standby Leakage PowerAuthors: Prateek Gupta,Shubham Kumar,Zia Abbas Conference: 22nd International Symposium on VLSI Design and Test (VDAT-2018 2018) Location TCE, Madurai, India Date: 2018-06-28 Report no: IIIT/TR/2018/139 AbstractIn this paper, two one-bit full adder design techniques are explored for reduced power consumption in standby mode. The proposed algorithm based techniques compute optimal transistor sizing for variable operating conditions (temperature, supply voltage) to achieve desirable leakage power and speed for a full-adder circuit. Both techniques use ‘SLEEP’ signal to drive full adder circuit to lower standby mode leakage state without even degrading the performances in active mode. The investigation has been carried out for 45 nm, 32 nm, 22nm Metal Gate High-K PTM models and all the simulation characterizations are carried out using HSPICE simulation tool. Performance comparison of both techniques after optimization has been done over a complete range temperature (−40◦C−125 ◦C) and ±5% variation in supply voltage. The resultant designs are tested on large full-adder based digital circuits to analyze the reduced standby leakage power. The results show that up to 97% of standby leakage reduction can be obtained with (0.4–15)% delay overhead using the proposed methods of full-adder design. Full paper: pdf Centre for VLSI and Embeded Systems Technology |
||||||||
Copyright © 2009 - IIIT Hyderabad. All Rights Reserved. |